

CLAIMS**What is claimed is:**

1 1. A data processing system comprising:

2 a first processor with a first operational
3 characteristics on a system planar;

4 interconnection means for later connecting a second,
5 heterogenous processor on said system planar, wherein
6 said interconnection means enables said first processor
7 and said second, heterogenous processor to collectively
8 operate as a symmetric multiprocessor (SMP) system.

1 2. The data processing system of Claim 1, further
2 comprising a second, heterogenous processor connected to
3 said system bus via said interconnect means, wherein said
4 second, heterogenous processor is comprises more advanced
5 physical and operational characteristics than said first
6 processor.

1 3. The data processing system of Claim 2, wherein said
2 interconnection means supports backward compatibility of
3 said second, heterogenous processor with said first
4 processor.

1 4. The data processing system of Claim 3, wherein said
2 interconnect means is coupled to a system bus and
3 comprises a plurality of interrupt pins for connecting
4 additional processors to said system bus.

1 5. The data processing system of Claim 4, further
2 comprising an enhanced system bus protocol that enables
3 said backward compatibility.

1 6. The data processing system of Claim 2, wherein said
2 operational characteristics includes frequency, and said
3 second, heterogenous processor operates at a higher
4 frequency than said first processor.

1 7. The data processing system of Claim 6, wherein said
2 operational characteristics includes an instruction
3 ordering mechanism, and said first processor and second
4 processor utilizes a different one of a plurality of
5 instruction ordering mechanism from among in-order
6 processing, out-of-order processing, and robust out-of-
7 order processing.

1 8. The data processing system of Claim 2, wherein said
2 more advanced physical topology are from among higher
3 number of cache levels, larger cache sizes, improved
4 cache hierarchy, cache intervention, and larger number of
5 on-chip processors.

1 9. The data processing system of Claim 1, further
2 comprising a switch that provides direct point-to-point
3 connection between said first processor and later added
4 processors.

1 10. A method for upgrading processing capabilities of a
2 data processing system comprising:

3 providing a plurality of interrupt pins from a
4 system bus on a system planar to allow later addition of
5 other processors;

6 enabling direct connection of a new, heterogenous
7 processor to said system planar via said interrupt pins;
8 and

9 providing support for full backward compatibility by
10 said new, heterogenous processor when said new processor
11 comprises more advanced operational characteristics to
12 enable said data processing system to operate as a
13 symmetric multiprocessor system.

1 11. The method of Claim 7, wherein said providing
2 support includes implementing an enhanced system bus
3 protocol to support said new, heterogenous processor.

12. A multiprocessor system comprising:

a plurality of heterogenous processors with
different operational characteristics and physical
topology connected on a system planar;

a system bus that supports system centric
operations;

interrupt pins coupled to said system bus that
provide connection for at least one of said plurality of
heterogenous processors;

an enhanced system bus protocol that supports
downward compatibility of newer processors that support
advanced operational characteristics from among said
plurality of processors to processors that do not support
said advance operation characteristics.

13. The multiprocessor system of Claim 12, further
comprising a switch that provides direct point-to-point
connection between each of said plurality of processors
and later added processors.

14. The multiprocessor system of Claim 12, wherein said
plurality of processors includes heterogenous processor
topologies including different cache sizes, cache states,
number of cache levels, and number of processors on a
single processor chip.